IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Papers
(The TQCC of IEEE Journal on Emerging and Selected Topics in Circuits and Systems is 8. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2021-11-01 to 2025-11-01.)
ArticleCitations
Table of Contents70
System-Technology Co-Optimization Methodology for LLM Accelerators with Advanced Packaging69
Do We Need 10 bits? Assessing HEVC Encoders for Energy-Efficient HDR Video Streaming58
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors57
IEEE Circuits and Systems Society Information53
An Energy-Efficient 3D Cross-Ring Accelerator With 3D-SRAM Cubes for Hybrid Deep Neural Networks51
WHYPE: A Scale-Out Architecture With Wireless Over-the-Air Majority for Scalable In-Memory Hyperdimensional Computing51
A TinyML Platform for On-Device Continual Learning With Quantized Latent Replays50
D-NAT: Data-Driven Non-Ideality Aware Training Framework for Fabricated Computing-In-Memory Macros43
Table of contents43
A Predictive Approach for Conditional Execution of Memristive Material Implication Stateful Logic Operations42
Programming Weights to Analog In-Memory Computing Cores by Direct Minimization of the Matrix-Vector Multiplication Error42
Generative Refinement for Low Bitrate Image Coding Using Vector Quantized Residual39
AppCiP: Energy-Efficient Approximate Convolution-in-Pixel Scheme for Neural Network Acceleration35
Design and Automation for Quantum Computation and Quantum Technologies35
Guest Editorial Cross-Layer Designs, Methodologies, and Systems to Enable Micro AI for On-Device Intelligence34
Guest Editorial Unconventional Computing Techniques for Emerging Technology Applications33
Introducing IEEE Collabratec33
Memristor-Based Light-Weight Transformer Circuit Implementation for Speech Recognizing32
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information31
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors29
Compact Transverse-Resonance Low-Pass Filter With Wide Stop-Band Rejection Implemented in Gallium Arsenide Technology26
IEEE Circuits and Systems Society Information26
COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks25
CDSTTN: A Data Imputation Method for Cyber-Physical Systems by Causal Dense Spatial–Temporal Transformer Network25
Diffense: Defense Against Backdoor Attacks on Deep Neural Networks With Latent Diffusion24
Stochastic Synchronization of Semi-Markovian Switching Cyber-Physical Impulsive Complex Networks via Dynamic Event-Triggered SMC24
An Optical Tool to Optimize the Output of a Photonic Integrated Chip Architecture23
Guest Editorial: Integrated Devices, Circuits, and Systems for the 6G Era22
Analysis and Design of a Modular Switched Capacitor Converter With Adjustable Output Voltage in DC Microgrid22
Delta Sigma Modulator-Based Dividers for Accurate and Low Latency Stochastic Computing Systems20
CBP-QSNN: Spiking Neural Networks Quantized Using Constrained Backpropagation20
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information20
Hardware Efficient Successive-Cancellation Polar Decoders Using Approximate Computing19
Leakage Reuse for Energy Efficient Near-Memory Computing of Heterogeneous DNN Accelerators19
A Single-MOSFET Analog High Resolution-Targeted (SMART) Multiplier for Machine Learning Classification18
Intermittent Fault Diagnosis and Prognosis for Steer-by-Wire System Using Composite Degradation Model18
Domain-Specific Quantum Architecture Optimization18
Mott Memristors and Neuronal Ion Channels: A Qualitative Analysis17
IEEE Circuits and Systems Society Information17
Multi-Tasking Memcapacitive Networks17
Corrections to “Digital implementation of Radial Basis Function Neural Networks Based on Stochastic Computing” [Mar 23 257-269]17
Design of Processing-in-Memory With Triple Computational Path and Sparsity Handling for Energy-Efficient DNN Training17
Adaptive Two-Range Quantization and Hardware Co-Design for Large Language Model Acceleration16
Identification of Influential Nodes in Complex Networks With Degree and Average Neighbor Degree16
F3: An FPGA-Based Transformer Fine-Tuning Accelerator With Flexible Floating Point Format16
Generation Method of Multi-Regional Photovoltaic Output Scenarios-Set Using Conditional Generative Adversarial Networks16
A 185-to-240 GHz SiGe Power Amplifier Using Non-Zero Base-Impedances for Power Gain and Output Power Optimizations16
Testing Scalable Bell Inequalities for Quantum Graph States on IBM Quantum Devices15
Real-Time Quality- and Energy-Aware Bitrate Ladder Construction for Live Video Streaming15
GenPolar: Generative AI-Aided Complexity Reduction for Polar SCL Decoding15
FVIFormer: Flow-Guided Global-Local Aggregation Transformer Network for Video Inpainting15
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information15
Table of Contents15
Exploring Compute-in-Memory Architecture Granularity for Structured Pruning of Neural Networks14
A Highly-Scalable Deep-Learning Accelerator With a Cost-Effective Chip-to-Chip Adapter and a C2C-Communication-Aware Scheduler14
IEEE Circuits and Systems Society Information14
Stealing the Invisible: Unveiling Pre-Trained CNN Models through Adversarial Examples and Timing Side-Channels14
Guest Editorial 2.5D/3D Chiplet Circuits and Systems, EDA, Advanced Packaging, and Test—Part I14
Adaptive Power Compensation-Based Frequency Regulation Strategy of Wind Turbine System14
A Through Silicon Via (TSV) Architecture of the Bumpless Build Cube (BBCube) for Stacked Memory Devices14
PAWN: Programmed Analog Weights for Non-Linearity Optimization in Memristor-Based Neuromorphic Computing System14
Guest Editorial Toward Reliability Enhancement and Smarter Sensing for Emerging Interacting Dynamics in High Renewable Penetrated Power System14
Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives13
TechRxiv: Share Your Preprint Research with the World!13
Delay-Constrained GNR Routing With CNT-Via Insertion in Nano-Scale Designs13
IEEE Journal on Emerging and Selected Topics in Circuits and Systems information for authors13
Guest Editorial Generative Artificial Intelligence Compute: Algorithms, Implementations, and Applications to CAS13
Survey on Visual Signal Coding and Processing With Generative Models: Technologies, Standards, and Optimization13
On Fidelity-Oriented Entanglement Distribution for Quantum Switches13
Stochastic Computing Design and Implementation of a Sound Source Localization System12
Hardware-Robust In-RRAM-Computing for Object Detection12
Improving Autonomous Nano-Drones Performance via Automated End-to-End Optimization and Deployment of DNNs12
Enhancing Image Quality by Reducing Compression Artifacts Using Dynamic Window Swin Transformer12
Xbar-Partitioning: A Practical Way for Parasitics and Noise Tolerance in Analog IMC Circuits12
SAFET-HI: Secure Authentication-Based Framework for Encrypted Testing in Heterogeneous Integration12
Guest Editorial Circuits and Systems for Industry X.0 Applications12
A Stochastic Computing Sigma-Delta Adder Architecture for Efficient Neural Network Design11
Systematical Evasion from Learning-based Microarchitectural Attack Detection Tools11
TechRxiv: Share Your Preprint Research with the World!11
Stabilization and Non-Weighted L 2 Gain Analysis of Switched Systems With Distributed Delay Under Asynchronous Event-Triggered Control11
Adaptive Security Control Against False Data Injection Attacks in Cyber-Physical Systems11
TechRxiv: Share Your Preprint Research with the World!11
Heterogeneous Integration in Co-Packaged Optics10
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information10
Tempo-CIM: A RRAM Compute-in-Memory Neuromorphic Accelerator With Area-Efficient LIF Neuron and Split-Train-Merged-Inference Algorithm for Edge AI Applications10
LightRot: A Light-Weighted Rotation Scheme and Architecture for Accurate Low-Bit Large Language Model Inference10
Investigating Register Cache Behavior: Implications for CUDA and Tensor Core Workloads on GPUs10
Resilience-Oriented Dynamic Distribution Network With Considering Recovery Ability of Distributed Resources10
Benchmarking DNN Mapping Methods for the in-Memory Computing Accelerators10
IEEE Journal on Emerging and Selected Topics in Circuits and Systems9
A Reconfigurable Spatial Architecture for Energy-Efficient Inception Neural Networks9
Parameter Reduction of Kernel-Based Video Frame Interpolation Methods Using Multiple Encoders9
Incomplete Information Stochastic Game Theoretic Vulnerability Management for Wide-Area Damping Control Against Cyber Attacks9
HALO: Communication-Aware Heterogeneous 2.5-D System for Energy-Efficient LLM Execution at Edge9
Metamaterial-Enabled Ultrawideband mmWave Antenna-in-Package Using Heterogeneously-Integrated Silicon IPD and HDI-PCB for B5G/ 6G Applications9
Enabling Energy-Efficient In-Memory Computing With Robust Assist-Based Reconfigurable Sense Amplifier in SRAM Array9
End-to-End Acceleration of Generative Models With Runtime Regularized KV Cache Management9
Depth-First: A Deterministic and Scalable NoC Routing Protocol for 3.5D Packaged Architectures9
STT-BNN: A Novel STT-MRAM In-Memory Computing Macro for Binary Neural Networks9
BioNN: Bio-Mimetic Neural Networks on Hardware Using Nonlinear Multi-Timescale Mixed-Feedback Control for Neuromodulatory Bursting Rhythms9
Introducing IEEE Collabratec8
IEEE Journal on Emerging and Selected Topics in Circuits and Systems Publication Information8
Impedance Modeling and Stability Analysis of DFIG Wind Farm With LCC-HVDC Transmission8
A Novel Hypercube-Based Heuristic for Quantum Boolean Circuit Synthesis8
Synchronization Stability of the MMC-Connected Wind Farm Under Severe Asymmetrical Faults8
EEG-Based Multi-Frequency Multilayer Network for Exploring the Brain State Evolution Underlying Motor Imagery8
Design and Analysis of 3D Integrated Folded Ferro-Capacitive Crossbar Array (FC²A) for Brain-Inspired Computing System8
Low Latency Variational Autoencoder on FPGAs8
0.056297063827515