ACM Transactions on Reconfigurable Technology and Systems

Papers
(The median citation count of ACM Transactions on Reconfigurable Technology and Systems is 2. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2021-08-01 to 2025-08-01.)
ArticleCitations
Tensor Slices: FPGA Building Blocks For The Deep Learning Era110
HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators100
FPGA-Based Sparse Matrix Multiplication Accelerators: From State-of-the-Art to Future Opportunities33
DF-BETA: An FPGA-based Memory Locality Aware Decision Forest Accelerator via Bit-Level Early Termination29
A Systematic Review of Fast, Scalable, and Efficient Hardware Implementations of Elliptic Curve Cryptography for Blockchain28
Design and Evaluation of a Tunable PUF Architecture for FPGAs28
MCoreOPU: An FPGA-based Multi-Core Overlay Processor for Transformer-based Models26
A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol and its Application24
FDRA: A Framework for a Dynamically Reconfigurable Accelerator Supporting Multi-Level Parallelism23
High-Throughput TRNG Design with Novelty Adjustable TDC Based on STR21
Eciton: Very Low-power Recurrent Neural Network Accelerator for Real-time Inference at the Edge20
RD-FAXID: Ransomware Detection with FPGA-Accelerated XGBoost18
BurstZ+: Eliminating The Communication Bottleneck of Scientific Computing Accelerators via Accelerated Compression17
Montgomery Multiplication Scalable Systolic Designs Optimized for DSP48E216
A Partitioned CAM Architecture with FPGA Acceleration for Binary Descriptor Matching15
CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration15
A Speculative Loop Pipeline Framework with Accurate Path Modeling for High-Level Synthesis14
SPARTA: High-Level Synthesis of Parallel Multi-Threaded Accelerators13
FADO: Floorplan-Aware Directive Optimization Based on Synthesis and Analytical Models for High-Level Synthesis Designs on Multi-Die FPGAs13
Accelerating In-memory Database Functionality with FPGAs13
Introduction to the Special Issue on RAW 202412
Cross-VM Covert- and Side-Channel Attacks in Cloud FPGAs12
ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS12
Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-switched Inter-FPGA Networks12
HLPerf: Demystifying the Performance of HLS-based Graph Neural Networks with Dataflow Architectures12
Efficient SpMM Accelerator for Deep Learning: Sparkle and Its Automated Generator12
BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization11
Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains11
Streaming Overlay Architecture for Lightweight LSTM Computation on FPGA SoCs11
Adaptive Selection and Clustering of Partial Reconfiguration Modules for Modern FPGA Design Flow11
SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs10
RWRoute: An Open-source Timing-driven Router for Commercial FPGAs9
Cloud Building Block Chip for Creating FPGA and ASIC Clouds9
Covert-channels in FPGA-enabled SmartSSDs9
Turn on, Tune in, and Listen up: Maximizing Side-Channel Recovery in Cross-Platform Time-to-Digital Converters8
End-to-end codesign of Hessian-aware quantized neural networks for FPGAs8
Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS Cloud8
CTScan: A CGRA-based Platform for the Emulation of Power Side-Channel Attacks on Edge CPUs8
Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units8
Exploring FPGA Switch-Blocks without Explicitly Listing Connectivity Patterns8
An FPGA Accelerator for Genome Variant Calling7
QUEKUF: an FPGA Union Find Decoder for Quantum Error Correction on the Toric Code7
High-efficiency Compressor Trees for Latest AMD FPGAs7
Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric7
Introduction to Special Issue on FPGAs in Data Centers7
Understanding the Potential of FPGA-based Spatial Acceleration for Large Language Model Inference7
Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits6
DONGLE 2.0: Direct FPGA-Orchestrated NVMe Storage for HLS6
A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation6
DANSEN: Database Acceleration on Native Computational Storage by Exploiting NDP6
FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum Cryptography5
Introduction to the Special Section on FCCM 20225
Compressing Neural Networks using Learnable 1D Non-Linear Functions5
Introduction to Special Issue on FPGAs in Data Centers, Part II5
Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis5
LW-GCN: A Lightweight FPGA-based Graph Convolutional Network Accelerator5
xDNN: Inference for Deep Convolutional Neural Networks5
Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher5
A Reconfigurable Architecture for Real-time Event-based Multi-Object Tracking5
Data and Computation Reuse in CNNs Using Memristor TCAMs5
Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA5
Strega : An HTTP Server for FPGAs5
A Hardware Design Framework for Computer Vision Models Based on Reconfigurable Devices5
ACE-GCN: A Fast Data-driven FPGA Accelerator for GCN Embedding5
Accelerated Phylogenetics on the AMD ® Versal™ Adaptive SoC5
Introduction to the Special Section on FPL 20205
FiberFlex: Real-time FPGA-based Intelligent and Distributed Fiber Sensor System for Pedestrian Recognition5
Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation4
CSAIL2019 Crypto-Puzzle Solver Architecture4
A Survey on Architectures, Hardware Acceleration and Challenges for In-Network Computing4
Analytical Performance Estimation for Large-Scale Reconfigurable Dataflow Platforms4
Introduction to the Special Issue on FPT 20214
The Impact of Terrestrial Radiation on FPGAs in Data Centers4
Across Time and Space: Senju ’s Approach for Scaling Iterative Stencil Loop Accelerators on Single and Multiple FPGAs4
Introduction to the Special Issue on FPGA-based Embedded Systems for Industrial and IoT Applications4
Scalable Phylogeny Reconstruction with Disaggregated Near-memory Processing4
NAPOLY: A Non-deterministic Automata Processor OverLaY4
NeuroHSMD: Neuromorphic Hybrid Spiking Motion Detector4
Codesign of Reactor-Oriented Hardware and Software for Cyber-Physical Systems4
Voltage Sensor Implementations for Remote Power Attacks on FPGAs4
CGRA-EAM—Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures4
Canalis: A Throughput-Optimized Framework for Real-Time Stream Processing of Wireless Communication3
L-FNNG: Accelerating Large-Scale KNN Graph Construction on CPU-FPGA Heterogeneous Platform3
Hipernetch: High-Performance FPGA Network Switch3
VCSN: Virtual Circuit-Switching Network for Flexible and Simple-to-Operate Communication in HPC FPGA Cluster3
ADAS: A High Computational Utilization D ynamic Reconfigurable Hardware A ccelerator for S3
Multi-Tenant Cloud FPGA: A Survey on Security, Trust, and Privacy3
Resource Sharing in Dataflow Circuits3
CHIRP: Compact and High-Performance FPGA Implementation of Unified Hardware Accelerators for Ring-Binary-LWE-based PQC3
Artifact Evaluation for ACM TRETS Papers Submitted from the FPT Journal Track3
GraphScale: Scalable Processing on FPGAs for HBM and Large Graphs3
Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic Partitioning3
Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS3
DGMF: a unified dynamic mapping framework for graph neural networks3
SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-specific LLVM Passes for Compute-Intensive FPGA Accelerators3
Improving Fault Tolerance for FPGA SoCs through Post-Radiation Design Analysis3
A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree3
High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design3
TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design3
Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration3
SQL2FPGA: Automated Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms3
Reconfigurable Framework for Resilient Semantic Segmentation for Space Applications3
Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations3
A Computation of the Ninth Dedekind Number Using FPGA Supercomputing3
The Open-source DeLiBA2 Hardware/Software Framework for Distributed Storage Accelerators3
HyBNN: Quantifying and Optimizing Hardware Efficiency of Binary Neural Networks2
RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm2
FPGA-accelerated Correspondence-free Point Cloud Registration with PointNet Features2
CHIP-KNNv2: AConfigurable andHigh-PerformanceK-NearestNeighbors Accelerator on HBM-based FPGAs2
Introduction to Special Section on FPGA 20212
Designing Deep Learning Models on FPGA with Multiple Heterogeneous Engines2
FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge2
Hardware-accelerated Real-time Drift-awareness for Robust Deep Learning on Wireless RF Data2
A Survey on FPGA Cybersecurity Design Strategies2
R-Blocks: an Energy-Efficient, Flexible, and Programmable CGRA2
Leveraging Incremental Machine Learning for Reconfigurable Systems Modeling under Dynamic Workloads2
High-efficiency TRNG Design Based on Multi-bit Dual-ring Oscillator2
DFlows : A Flow-based Programming Approach for a Polyglot Design-Space Exploration Framework2
The Future of FPGA Acceleration in Datacenters and the Cloud2
Fantastic Circuits and Where to Find Them—A Holistic ILP Formulation for Model-Based Hardware Design2
RapidStream 2.0: Automated Parallel Implementation of Latency–Insensitive FPGA Designs Through Partial Reconfiguration2
Evaluating the Impact of Using Multiple-Metal Layers on the Layout Area of Switch Blocks for Tile-Based FPGAs in FinFET 7nm2
An All-digital Compute-in-memory FPGA Architecture for Deep Learning Acceleration2
Design, Calibration, and Evaluation of Real-time Waveform Matching on an FPGA-based Digitizer at 10 GS/s2
Design and Implementation of Hardware-Software Architecture Based on Hashes for SPHINCS+2
Reprogrammable Non-Linear Circuits Using ReRAM for NN Accelerators2
Introduction to the Special Issue on FPL 20222
Introduction to Special Section on FPGA 20202
FPGA Accelerated Implementation of 3D Mesh Secret Sharing Based on Symmetric Similarity of Model2
BLOOP: Boolean Satisfiability-based Optimized Loop Pipelining2
0.19314408302307