IET Circuits Devices & Systems

Papers
(The median citation count of IET Circuits Devices & Systems is 0. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2022-05-01 to 2026-05-01.)
ArticleCitations
Optimizing Metro Passenger Flow Prediction: Integrating Machine Learning and Time‐Series Analysis with Multimodal Data Fusion21
A 128 Gbps PAM‐4 feed forward equaliser with optimized 1UI pulse generator in 65 nm CMOS21
Energy‐Efficient and Area‐Optimized Reversible Carry Select Adder20
A Power‐Efficient Current‐Mode ASK Demodulator for Passive RFID Transponders15
Exploring the Switching Instability of CBRAM for Random Number Generator Applications13
10
A novel buffering fault‐tolerance approach for network on chip (NoC)9
Generic PEH Interface Circuit With an Improved Environmental Adaptivity Using a Post Implementation Calibration Technique7
Synthetic Aperture Interferometric Passive Radiometer Imaging to Locate Electromagnetic Leakage From Spacecraft Surface6
Retracted: Research on tridimensional monitoring and defence technology of substation6
Design of Binary and Ternary Logic Inverters Based on Silicon Feedback FETs Using TCAD Simulator6
5
A High‐Efficiency CNN Accelerator With Mixed Low‐Precision Quantization5
Accuracy Improvement in Approximate Sum of Absolute Differences Circuit Using Error Correction Module for Difference Detection in Bio‐Images5
Methods of solving in‐band ripples and out‐of‐band suppression for yarn tension sensor based on surface acoustic wave5
A 1.0 fJ energy/bit single‐ended 1 kb 6T SRAM implemented using 40 nm CMOS process5
Design of low complexity parallel polyphase finite impulse response filter using coefficient symmetry5
5
An FFT Optimal Scaling Vector Search Scheme Based on Dynamic Programming4
Automated quantification system for vision through polymer‐dispersed liquid crystal double‐glazed windows: Circuit implementation4
A Network Reconfiguration Approach for Service Restoration Based on a Novel and Multiobjective Optimization Method4
Retracted: Research on wavelet neural network PID control of maglev linear synchronous motor4
4
A compact frequency reconfigurable beam switching antenna based on a single‐layer FSS4
Smart City Lighting for All Ages: Age‐Adaptive Fuzzy Systems for Real‐Time Energy Management4
3
Retracted3
Challenges in Modelling Analog PUFs: A Study of Hybrid and Diode Triode Current Mirror Inverter PUF Under Machine Learning Attacks3
An Efficient Approximate Multiplier with Encoded Partial Products and Inexact Counter for Joint Photographic Experts Group Compression3
A novel design of a silicon PIN diode for increasing the breakdown voltage3
500 V breakdown voltage in β ‐Ga 2 O 3 laterally di3
Construction of visual evaluation system for building block night scene lighting based on multi‐target recognition and data processing3
On the Telemedicine Microcontroller‐Based ECG Security Using a Novel 4Wings‐4D Chaotic Oscillator (N4W4DCO)3
Assessment of Data Retainability of 2T DRAM for Processing‐In‐Memory Application2
Quasi‐fixed frequency controlled phase modulation LCC resonant converter with a wide power range2
Implementation of Image Enhancement and Edge Detection Algorithm on Diabetic Retinopathy (DR) Image Using FPGA2
A combined capacitor current balancing method with weighting factor control for multi‐string LED drivers2
A Time‐Interleaved Swept‐Threshold ADC With Stable Timing for IR‐UWB Medical Radars2
2
A Multiresponse Image Fusion for High Dynamic Range CMOS Image Sensor Combining Dual Conversion Gain and Logarithmic Response2
An Approach to Increase Power‐Added Efficiency in a 5 GHz Class E Power Amplifier in 0.18  µ m CMOS Technology2
A New High Step‐Down Zero Voltage Switching DC–DC Converter With Low Output Current Ripple Suitable for Voltage Regular Module or LED Driver2
A Process Optimization Method of the Mini‐LOCOS Field Plate Profile for Improving Electrical Characteristics of LDMOS Device2
Design and Simulation of a Wideband 3‐Bit Phase Shifter for 4.5–5.5 GHz Applications2
Temperature‐Driven Performance and Reliability Trade‐Offs in 7 nm FinFET‐Based Dynamic Comparators2
2
Linear broadband interference suppression circuit based on GaN monolithic microwave integrated circuits1
A new method for calculation of closed‐form response of linear time‐invariant systems to periodic input signals1
A CMOS slew‐rate controlled output driver with low process, voltage and temperature variations using a dual‐path signal‐superposition technique1
Evaluation on Mechanical Fault Diagnosis of CNC Machine Tool System Based on Data Information Fusion1
A Time Domain ISFET With Dynamic Reference Switching1
A hardware prototype of wideband high‐dynamic range analog‐to‐digital converter1
A 2‐GHz GaN HEMT Power Amplifier Harmonically Tuned Using a Compact One‐Port CRLH Transmission Line1
1
Memristor based 8 T SRAM Cell with New Reliability Concern on noise voltage parameter for Neuromorphic Memory for Smart Industries1
Analysis of Leakage Inductance Effect and Loss Calculation of DAB Using Single‐Phase Shift Modulation Scheme1
Retracted: Multi‐vehicle group‐aware data protection model based on differential privacy for autonomous sensor networks0
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments0
A PVT resilient true‐time delay cell0
Intelligent Control of Surgical Robot for Telesurgery: An Application to Smart Healthcare Systems0
Design of a multi‐mode digital pixel with conversion data protection0
0
Position Calibration and Pixel Correction for Uneven Brightness Micro LED Display0
A chipless light switch for smart‐homes0
Optimized Hybrid Deep Learning‐Based FPGA Accelerators for Denoising of Ultrasound Breast Images0
Actuator Fault Detection and Identification Using H‐Infinity Filter0
Retracted: Multi‐mode urban rail transit and spatial coordinated development based on deep learning system0
0
Simultaneous Optimal Allocation of EVCSs and RESs Using an Improved Genetic Method0
A Multiphysical Field Dynamic Behavioral Model of Perpendicular STT‐MTJ0
Design and hardware demonstration of smart meter by cloud interface0
Design and analysis of a tunable broadband 180‐degree active coupler with low phase‐error and high‐directivity using staggering technique0
Performance Assessment of GaAs Pocket‐Doped Dual‐Material Gate‐Oxide‐Stack DG‐TFET at Device and Circuit Level0
Analyzing Fully Depleted SOI NC‐MOSFET for Enhanced Bio‐Sensor and Digital Circuit Applications0
Dynamic Equivalent Model of Two‐Staged Distributed Photovoltaic Cluster Based on Multiple Clustering Algorithms0
Challenges and solutions of working under threshold supply‐voltage, for CNTFET‐based SRAM‐bitcell0
Fast Efficient Solar Cell Simulator0
Generative Target Tracking Method with Improved Generative Adversarial Network0
Design of Low‐Cost Full W‐Band 8th Harmonic Mixers for Frequency Extension of Spectrum Analyzer0
Research on Real‐Time Detail Enhancement Algorithm for Endoscopic Video Images and Hardware Implementation0
A 7‐nm‐Based 5R4W High‐Timing Reliability Regfile Circuit0
The Design and Process Reliability Analysis of Millimeter Wave CMOS Power Amplifier with a Cold Mode MOSFET Linearization0
Improvements in reliability and radio frequency performance of junctionless tunnelling field effect transistor using p + pocket and metal strip0
An FSM‐Enabled Reconfigurable Debugging Approach for Area‐Optimized FIR Filters on FPGA Platforms0
Universal Active Coupler Design With Arbitrary and Continuous Phase Adjustment0
A New Zero Current Switching Ultra Step‐Up Converter With Low Input Current Ripple0
Mechanical model analysis and reliability design approach of Quartz Flexible Accelerometer under fractured state0
Analysis and Evaluation of Approximate Ripple‐Carry Adders in the Presence of a Single Functional Error (SFE)0
A Review of Performance and Reliability Issues in D Flip‐Flops for Future Artificial Intelligence and Internet of Things Applications0
Bayesian‐Optimization‐Based Post‐Silicon Offset‐Cancelation Technique for Analog Multipliers0
The Research and Application of File Integrity Based on Multi‐modal Critical Check Algorithm0
0
Recent trends towards privacy‐preservation in Internet of Things, its challenges and future directions0
Secured Routing Protocol for Improving the Energy Efficiency in WSN Applications0
A 5.5–7.5‐GHz band‐configurable wake‐up receiver fully integrated in 45‐nm RF‐SOI CMOS0
Fast‐Locking Frequency‐Hopping PLL Using Dual‐Edge Low‐Duty‐Cycle PFD With Cycle Slip Suppression0
A 1–5 GHz 22 mW receiver frontend with active‐feedback baseband and voltage‐commutating mixers in 65 nm CMOS0
An Area‐Efficient Integrate‐and‐Fire Neuron Circuit with Enhanced Robustness against Synapse Variability in Hardware Neural Network0
Improving FinFET Device Parameters Through an Integrated Method of Particle Swarm and Whale Optimization Techniques0
A high‐capacity and nonvolatile spintronic associative memory hardware accelerator0
Digital Twin Structure Monitoring System and Key Technologies of Distribution Network Based on Intelligent Communication Network0
Multiobjective Strategy for Optimized Load Breaker Switch Placement to Improve Distribution Network Performance and Reliability0
Development and Efficiency Analysis of Dual Active Bridge Converter Employing SiC Devices Using TMS 320F2800390
System for PCB Defect Detection Using Visual Computing and Deep Learning for Production Optimization0
Adaptive Temperature‐Compensation of Charge‐Pump PLL–Based MTJ/CMOS for Frequency Stability0
Optimised ladder‐climbing rehabilitation training for various stroke severity levels in rats0
Investigation on High Performance Lead‐Free GA 0.05 FA 0.93 SnI 3 0
Bipartite consensus in coupled harmonic oscillators with local instantaneous interaction and measurement noise0
Design of a high‐performance advanced phase locked loop with high stability external loop filter0
Partition Border Tuning and Chattering Mitigation for DC–DC Series Resonant Converters: A Stability‐Oriented Approach0
Design and optimisation of high‐efficient class‐F ULP‐PA using envelope tracking supply bias control for long‐range low power wireless local area network IEEE 802.11ah standard using 65 nm CMOS techno0
Gate Dielectric Engineering Using Stacked Gate Dielectric in U‐Shaped Gate Tunnel FET0
0.071877002716064