ACM Transactions on Embedded Computing Systems

Papers
(The TQCC of ACM Transactions on Embedded Computing Systems is 7. The table below lists those papers that are above that threshold based on CrossRef citation counts [max. 250 papers]. The publications cover those that have been published in the past four years, i.e., from 2021-08-01 to 2025-08-01.)
ArticleCitations
RiSA: A Reinforced Systolic Array for Depthwise Convolutions and Embedded Tensor Reshaping65
Excluding Parallel Execution to Improve Global Fixed Priority Response Time Analysis64
Hardware Acceleration for Embedded Keyword Spotting: Tutorial and Survey52
Holistic Resource Allocation Under Federated Scheduling for Parallel Real-time Tasks47
Contention Grading and Adaptive Model Selection for Machine Vision in Embedded Systems47
Formal Synthesis of Neural Barrier Certificates for Continuous Systems via Counterexample Guided Learning45
Introduction to the Special Issue on Memory and Storage Systems for Embedded and IoT Applications42
Model-based Toolchain for Core Flight System (cFS) Embedded Systems41
ViT4Mal: Lightweight Vision Transformer for Malware Detection on Edge Devices39
A Unified Programmable Edge Matrix Processor for Deep Neural Networks and Matrix Algebra39
REC: REtime Convolutional Layers to Fully Exploit Harvested Energy for ReRAM-based CNN Accelerators39
Thermal-aware Adaptive Platform Management for Heterogeneous Embedded Systems38
A Comprehensive Survey on Deep Learning-based Predictive Maintenance36
A Novel Lattice-Based Fault Injection Attack Targeting the Nonce in the SM2 Digital Signature Algorithm36
FLASH: Deadline-Aware Flexible LLC Arbitration and Scheduling for Hardware Accelerators35
PolyARBerNN: A Neural Network Guided Solver and Optimizer for Bounded Polynomial Inequalities35
Declarative Power Sequencing34
More Is Less: Model Augmentation for Intermittent Deep Inference31
Neural Abstraction-Based Controller Synthesis and Deployment30
WasmAndroid: A Cross-Platform Runtime for Native Programming Languages on Android30
A Self-Sustained CPS Design for Reliable Wildfire Monitoring29
Graph Transformations for Memory Peak Minimization by Scheduling28
TAFP-ViT: A Transformer Accelerator via QKV Computational Fusion and Adaptive Pruning for Vision Transformer26
Distributed Task Offloading and Resource Purchasing in NOMA-Enabled Mobile Edge Computing: Hierarchical Game Theoretical Approaches26
IoV-Fog-Assisted Framework for Accident Detection and Classification26
Kryptonite: Worst-Case Program Interference Estimation on Multi-Core Embedded Systems26
An Efficient and Flexible Stochastic CGRA Mapping Approach24
Scalable Binary Neural Network Applications in Oblivious Inference23
Formally Verified Loop-Invariant Code Motion and Assorted Optimizations23
Securing Pacemakers Using Runtime Monitors over Physiological Signals22
Enhancing the Energy Efficiency and Robustness of tinyML Computer Vision Using Coarsely-quantized Log-gradient Input Images21
Mining Hyperproperties using Temporal Logics20
Formal Modeling of Hybrid System Based on Semi-continuous Colored Petri Net: A Case Study of Adaptive Cruise Control System20
Reg-Tune: A Regression-Focused Fine-Tuning Approach for Profiling Low Energy Consumption and Latency20
Automatic Generation of Fast and Accurate Performance Models for Deep Neural Network Accelerators20
Regime Inference for Sound Floating-Point Optimizations19
IoT-Fog-Cloud Centric Earthquake Monitoring and Prediction19
Cross-Layer Adaptation with Safety-Assured Proactive Task Job Skipping19
Automatic Generation of Resource and Accuracy Configurable Processing Elements19
Guaranteeing Timely Response to Changes of Monitored Objects by Assigning Deadlines and Periods to Tasks19
Towards Building Verifiable CPS using Lingua Franca18
SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks18
DyCo: Dynamic, Contextualized AI Models18
FSIMR: File-system-aware Data Management for Interlaced Magnetic Recording18
Performance Modeling of Computer Vision-based CNN on Edge GPUs18
Software-Managed Read and Write Wear-Leveling for Non-Volatile Main Memory17
Supervisory Control for Dynamic Feature Configuration in Product Lines17
Federated Self-training for Semi-supervised Audio Recognition17
A Write-Related and Read-Related DRAM Allocation Strategy Inside Solid-State Drives (SSDs)17
Early DSE and Automatic Generation of Coarse-grained Merged Accelerators16
BASS: Safe Deep Tissue Optical Sensing for Wearable Embedded Systems16
Improving Worst-case TSN Communication Times of Large Sensor Data Samples by Exploiting Synchronization16
Evolution Function Based Reach-Avoid Verification for Time-varying Systems with Disturbances15
Middleware for Distributed Applications in a LoRa Mesh Network15
CARIn: Constraint-Aware and Responsive Inference on Heterogeneous Devices for Single- and Multi-DNN Workloads15
EXPRESS: A Framework for Execution Time Prediction of Concurrent CNNs on Xilinx DPU Accelerator15
Rtkaller: State-aware Task Generation for RTOS Fuzzing15
PEak: A Single Source of Truth for Hardware Design and Verification14
DTRL: Decision Tree-based Multi-Objective Reinforcement Learning for Runtime Task Scheduling in Domain-Specific System-on-Chips14
DOCTOR: A Multi-Disease Detection Continual Learning Framework Based on Wearable Medical Sensors14
RPFF-PA : Reliable and Parallel Fault-tolerant Framework for Path Latency Reduction Deployed in Register Arrays14
Criticality-aware Monitoring and Orchestration for Containerized Industry 4.0 Environments14
XimSwap: Many-to-Many Face Swapping for TinyML14
Reaction Latency Analysis of Message Synchronization in Edge-assisted Autonomous Driving14
Optimus: An Operator Fusion Framework for Deep Neural Networks14
Multi-Compression Scale DNN Inference Acceleration based on Cloud-Edge-End Collaboration14
Elements of Timed Pattern Matching13
ZIP-CNN: Design Space Exploration for CNN Implementation within a MCU13
A Robust and Energy Efficient Hyperdimensional Computing System for Voltage-scaled Circuits13
Cache Abstraction for Data Race Detection in Heterogeneous Systems with Non-coherent Accelerators13
Coarse-Grained Task Parallelization by Dynamic Profiling for Heterogeneous SoC-Based Embedded System12
Telomere: Real-Time NAND Flash Storage12
Analog In-memory Circuit Design of Polynomial Multiplication for Lattice Cipher Acceleration Application12
Efficient and Robust Edge AI: Software, Hardware, and the Co-design12
Introduction to the Special Issue on Accelerating AI on the Edge – Part 112
WARM-tree: Making Quadtrees Write-efficient and Space-economic on Persistent Memories12
An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With PCM-Based Main Memory12
Leveraging Computational Storage for Power-Efficient Distributed Data Analytics12
Latency-Aware Pruning and Quantization of Self-Supervised Speech Transformers for Edge Devices11
A Highly Hardware Efficient ML-KEM Accelerator with Optimised Architectural Layers11
AdaTest: Reinforcement Learning and Adaptive Sampling for On-chip Hardware Trojan Detection11
A Hierarchical Classification Method for High-accuracy Instruction Disassembly with Near-field EM Measurements11
Domain-Specific Architectures: Research Problems and Promising Approaches10
Florets for Chiplets: Data Flow-aware High-Performance and Energy-efficient Network-on-Interposer for CNN Inference Tasks10
Faster Implementation of Ideal Lattice-Based Cryptography Using AVX51210
Store-n-Learn: Classification and Clustering with Hyperdimensional Computing across Flash Hierarchy10
An Efficient CNN Accelerator for Low-Cost Edge Systems10
TAB: Unified and Optimized Ternary, Binary, and Mixed-precision Neural Network Inference on the Edge10
Fast Loosely-Timed Deep Neural Network Models with Accurate Memory Contention10
RegKey: A Register-based Implementation of ECC Signature Algorithms Against One-shot Memory Disclosure10
HDLRuby: A Ruby Extension for Hardware Description and Its Translation to Synthesizable Verilog HDL10
A Predictable QoS-aware Memory Request Scheduler for Soft Real-time Systems10
CABARRE: Request Response Arbitration for Shared Cache Management10
Challenges and Opportunities of Security-Aware EDA9
Precise Correlation Extraction for IoT Fault Detection With Concurrent Activities9
Tutorial: A Novel Runtime Environment for Accelerator-Rich Heterogeneous Architectures9
Toward Optimal Softcore Carry-aware Approximate Multipliers on Xilinx FPGAs9
VADF: V ersatile A pproximate D ata F ormats for Energy-Efficient Computing9
Virtualizing a Post-Moore’s Law Analog Mesh Processor: The Case of a Photonic PDE Accelerator9
Dataflow Driven Partitioning of Machine Learning Applications for Optimal Energy Use in Batteryless Systems9
Wireless Perceptual Space Modeling Method for Cross-Domain Human Activity Recognition9
RTPL: A Real-Time Communication Protocol for LoRa Network9
DynO: Dynamic Onloading of Deep Neural Networks from Cloud to Device9
Hierarchical Resource Orchestration Framework for Real-time Containers9
Introduction to the Special Issue on Domain-Specific System-on-Chip Architectures and Run-Time Management Techniques9
Application-Level Evaluation of IEEE 802.1AS Synchronized Time and Linux for Distributed Real-Time Systems9
Probabilistic Reaction Time Analysis9
TreeHouse: An MLIR-based Compilation Flow for Real-Time Tree-based Inference9
Lightweight Champions of the World: Side-Channel Resistant Open Hardware for Finalists in the NIST Lightweight Cryptography Standardization Process8
Analysis of EM Fault Injection on Bit-sliced Number Theoretic Transform Software in Dilithium8
????????????????????????: Utilizing Hyperdimensional Computing for a More Robust and Efficient Machine Learning System8
HSPA: High-Throughput Sparse Polynomial Multiplication for Code-based Post-Quantum Cryptography8
DaCapo: An On-Device Learning Scheme for Memory-Constrained Embedded Systems8
Rectifying Skewed Kernel Page Reclamation in Mobile Devices for Improving User-Perceivable Latency8
An Intermediate-Centric Dataflow for Transposed Convolution Acceleration on FPGA8
SHARP: An Adaptable, Energy-Efficient Accelerator for Recurrent Neural Networks8
Software Optimization and Design Methodology for Low Power Computer Vision Systems8
Let Coarse-Grained Resources Be Shared: Mapping Entire Neural Networks on FPGAs8
Power Side-channel Attack Resistant Circuit Designs of ARX Ciphers Using High-level Synthesis8
Verifying Stochastic Hybrid Systems with Temporal Logic Specifications via Model Reduction8
Regular Composite Resource Partitioning and Reconfiguration in Open Systems8
A Compact and Parallel Swap-Based Shuffler Based on Butterfly Network and Its Complexity Against Side Channel Analysis8
Robust Embedded Autonomous Driving Positioning System Fusing LiDAR and Inertial Sensors8
Code Generation for Neural Networks Based on Fixed-point Arithmetic7
MARS: mmWave-based Assistive Rehabilitation System for Smart Healthcare7
Synergistically Exploiting CNN Pruning and HLS Versioning for Adaptive Inference on Multi-FPGAs at the Edge7
Design Flow for Scheduling Spiking Deep Convolutional Neural Networks on Heterogeneous Neuromorphic System-on-chip7
COBRRA: COntention-aware cache Bypass with Request-Response Arbitration7
SPHINCSLET: An Area-Efficient Accelerator for the Full SPHINCS+ Digital Signature Algorithm7
A Configurable CRYSTALS-Kyber Hardware Implementation with Side-Channel Protection7
Attack-resilient Fusion of Sensor Data with Uncertain Delays7
An Investigation on Hardware-Aware Vision Transformer Scaling7
Register Blocking: A Source-to-Source Analytical Modelling Approach for Affine Loop Kernels7
Improving Variational Autoencoder based Out-of-Distribution Detection for Embedded Real-time Applications7
A Survey of Blockchain Data Management Systems7
Predictive Monitoring with Logic-Calibrated Uncertainty for Cyber-Physical Systems7
High-Level Approaches to Hardware Security: A Tutorial7
Mapping Computations in Heterogeneous Multicore Systems with Statistical Regression on Program Inputs7
0.13877105712891